Normal view MARC view ISBD view

Design and implement of DSP (digital signal processing) block FIR into (FPGA) using high speed Gigabit /

Kumar, Sarwan.

Design and implement of DSP (digital signal processing) block FIR into (FPGA) using high speed Gigabit / Sarwan Kumar. - MUET, Jamshoro : Electronics Engineering, 2018. - xvii, 54p. : ill. ; 30 cm.

Includes References.

Subjects--Topical Terms:
Electronic System Engineering.

Dewey Class. No.: / KUM

Place hold
Print
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)