Verilog for digital design / Frank Vahid & Roman Lysecky.
Publication details: Hoboken, N. J. : John Wiley, 2007.Description: xvi, 173 p. : ill. ; 24 cmISBN:- 9780470052624 (pbk.)
- 621.392 VAH
- TK7885.7 .V34 2007
| Item type | Current library | Call number | Materials specified | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|---|
Books
|
Reference Collection | 621.392 VAH (Browse shelf(Opens below)) | Available | LC-67670 |
Browsing Reference Collection shelves Close shelf browser (Hides shelf browser)
| No cover image available |
|
|
|
|
|
|
||
| 621.392 PUR Computers and telecomuuincations networks/ | 621.392 SHO VHDL for engineers / | 621.392 SPE Systemverilog for verification : a guide to learning the testbench language features / | 621.392 VAH Verilog for digital design / | 621.392 VIJ A practical guide for systemverilog assertions/ | 621.392 WIL Digital system design / | 621.392 YAL Introductory VHDL : From simulation to synthesis/ |
Includes index.
There are no comments on this title.
Log in to your account to post a comment.
