Image from Amazon.com
Systemverilog for verification : a guide to learning the testbench language features / Chris Spear.
Publication details: New Delhi : Springer, 2010.Edition: 2nd edDescription: xxxiii, 429 p. : ill. ; 24 cmISBN:- 9788184895315 (hbk.)
- 621.392 SPE
| Item type | Current library | Call number | Materials specified | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|---|
Books
|
Reference Collection | 621.392 SPE (Browse shelf(Opens below)) | Available | LC-61401 |
Browsing Reference Collection shelves Close shelf browser (Hides shelf browser)
|
No cover image available |
|
|
|
|
|
||
| 621.392 PAL Verilog HDL : a guide to digital design and synthesis / | 621.392 PUR Computers and telecomuuincations networks/ | 621.392 SHO VHDL for engineers / | 621.392 SPE Systemverilog for verification : a guide to learning the testbench language features / | 621.392 VAH Verilog for digital design / | 621.392 VIJ A practical guide for systemverilog assertions/ | 621.392 WIL Digital system design / |
Includes references & index.
There are no comments on this title.
Log in to your account to post a comment.