Analysis of performance of instruction pipeline with transactional slice mechanism in chip-multiprocessing (CMP) / Anam Rajper.
Material type:
TextPublication details: MUET, Jamshoro: Computer System Engineering. 2017.Description: x, 80p.: ill, :29 cmSubject(s): DDC classification: - RAJ
Theses Collection
| Item type | Current library | Collection | Call number | Materials specified | Copy number | Status | Notes | Date due | Barcode | |
|---|---|---|---|---|---|---|---|---|---|---|
|
Theses Collection
|
Multi-Media & Research Development Center | Computer System Engineering | Available | Master | TH-2730 | |||||
|
Theses Collection
|
Multi-Media & Research Development Center | Computer System Engineering | Available | Master | TH-2749 | |||||
|
Theses Collection
|
Multi-Media & Research Development Center | Computer System Engineering | 01 | Available | Master | TH-4332 |
Includes reference
There are no comments on this title.
Log in to your account to post a comment.