Normal view MARC view ISBD view

Logic Decomposition With Technology Mapping For Area & Delay Minimization In FPGA Desing /

Dayo, Khalil-ur-Rehman.

Logic Decomposition With Technology Mapping For Area & Delay Minimization In FPGA Desing / Khalil-ur-Rehman Dayo. - MUET ; Telcommunication, 2006. - xii, 180p. : ill. ; 30cm.

Including Reference & Index

Subjects--Topical Terms:
FPGA Desing

Dewey Class. No.: / DAY

Print
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)