FPGA based implementation & validation of histogram equalization algorithm MATLAB & HDL coder / (Record no. 29529)

MARC details
000 -LEADER
fixed length control field 005410000a22001570004500
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20251028083236.0
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER
Item number SAB
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Saba Maryam.
245 ## - TITLE STATEMENT
Title FPGA based implementation & validation of histogram equalization algorithm MATLAB & HDL coder /
Statement of responsibility, etc. Saba Maryam.
260 ## - PUBLICATION, DISTRIBUTION, ETC.
Place of publication, distribution, etc. MUET, Jamshoro :
Name of publisher, distributor, etc. Institute of Information and Communication Technology,
Date of publication, distribution, etc. 2018.
300 ## - PHYSICAL DESCRIPTION
Extent xvii, 102p.:
Other physical details ill;
Dimensions 29 Cm
504 ## - BIBLIOGRAPHY, ETC. NOTE
Bibliography, etc. note Includes references & index.
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Validation of Histogram
700 ## - ADDED ENTRY--PERSONAL NAME
Personal name Unar, Mukhtiar Ali.
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type Theses Collection

No items available.

MUET Library & Online Information Center, Jamshoro, 2026. All rights reserved.
Implemented and Customized by Library Staff Email: liaquat.rahoo@admin.muet.edu.pk
Visitor Count: