Design and implement of DSP (digital signal processing) block FIR into (FPGA) using high speed Gigabit / Sarwan Kumar.

By: Contributor(s): Material type: TextTextPublication details: MUET, Jamshoro : Electronics Engineering, 2018.Description: xvii, 54p. : ill. ; 30 cmSubject(s): DDC classification:
  • KUM
Item type: Theses Collection
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Materials specified Status Notes Date due Barcode
Theses Collection Theses Collection Multi-Media & Research Development Center Electronics Engineering Available Master TH-2692
Theses Collection Theses Collection Multi-Media & Research Development Center Electronics Engineering Available Master TH-4465
Theses Collection Theses Collection Multi-Media & Research Development Center Electronics Engineering Available Master TH-2879
Theses Collection Theses Collection Multi-Media & Research Development Center Electronics Engineering Available Master TH-2808
Theses Collection Theses Collection Multi-Media & Research Development Center Electronics Engineering Available Master TH-2674
Theses Collection Theses Collection Multi-Media & Research Development Center Electronics Engineering Available Master TH-3637

Includes References.

There are no comments on this title.

to post a comment.
MUET Library & Online Information Center, Jamshoro, 2026. All rights reserved.
Implemented and Customized by Library Staff Email: liaquat.rahoo@admin.muet.edu.pk
Visitor Count: