Normal view MARC view ISBD view

Scratchpad memory management mechanism for reconfigurable cache/spm multi-core processors /

Kavita Tabbassum.

Scratchpad memory management mechanism for reconfigurable cache/spm multi-core processors / Kavita Tabbassum. - MUET, Jamshoro: Electronics Engineering, IICT, 2020. - xviii, 101p.: ill, :29 cm.

Subjects--Topical Terms:
Electronics Engineering

Dewey Class. No.: / KAV

Place hold
Print
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)