Normal view MARC view ISBD view

Scratchpad memory management mechanism for reconfigurable cache/spm multi-core processors / Kavita Tabbassum.

By:

Contributor(s):

Material type: Text

TextPublication details: MUET, Jamshoro: Electronics Engineering, IICT, 2020.Description: xviii, 101p.: ill, :29 cmSubject(s):

DDC classification:

Item type:

Theses Collection

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Materials specified	Status	Notes	Date due	Barcode
Theses Collection	Multi-Media & Research Development Center	IICT			Available	Master		TH-7271

There are no comments on this title.

to post a comment.